

Notice of References Cited	Application/Control No. 10/645,269	Applicant(s)/Patent Under Reexamination STEVENS, CAMERON	
	Examiner Jason Mitchell	Art Unit 2193	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	"IEEE Standard Verilog hardware Description Language", 9/2001, IEEE downloaded from 'http://inst.eecs.berkeley.edu/~cs150/fa06/Labs/verilog-ieee.pdf' on 12/7/06.
	V	Ashenden "The VHDL CookBook", 7/1990, Dept. Computer Science University of Adelaide South Australia. downloaded from 'http://tams-www.informatik.uni-hamburg.de/vhdl/doc/cookbook/VHDL-Cookbook.pdf' on 12/7/06
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.